Document
type: Class

TFG
type: Class

Information Content Entity
type: Class

Continuant
type: Class

Entity
type: Class

Generically Dependent Continuant
type: Class

Thesis
type: Class

RDF description of OPTIMIZATION OF HEVC VIDEO CODEC IMPLEMENTATION FOR FPGA ZYNQ SYSTEM-ON-CHIP - http://research.umh.es/vivo/titulacion/184/tfg/184_158857
type: Document
rights: termsOfUse
date: 2026-08-28T06:11:48
publisher: OPTIMIZATION OF HEVC VIDEO CODEC IMPLEMENTATION FOR FPGA ZYNQ SYSTEM-ON-CHIP

OPTIMIZATION OF HEVC VIDEO CODEC IMPLEMENTATION FOR FPGA ZYNQ SYSTEM-ON-CHIP
type: Entity
has subject area: Máster Universitario en Ingeniería de Telecomunicación
type: Generically Dependent Continuant
information resource supported by: GUTIERREZ MAZON, ROBERTO
date time value: 184 158857 date
type: Document
most specific type: TFG
related by: 184 158857
type: Continuant
type: TFG
type: Information Content Entity
type: Thing
type: Thesis

Máster Universitario en Ingeniería de Telecomunicación
type: Error1
type: Titulacion
type: Thing
type: AcademicDegree
subject area of: OPTIMIZATION OF HEVC VIDEO CODEC IMPLEMENTATION FOR FPGA ZYNQ SYSTEM-ON-CHIP

GUTIERREZ MAZON, ROBERTO
type: PersonActive
type: Agent
type: Entity
type: Person
type: Thing
type: BFO_0000004
type: Continuant
supported information resource: OPTIMIZATION OF HEVC VIDEO CODEC IMPLEMENTATION FOR FPGA ZYNQ SYSTEM-ON-CHIP